

General Description

The MY80N03NE3 series are from Advanced Power innovated design and silicon process technology to achieve the lowest possible on-resistance and fast switching performance. It provides the designer with an extreme efficient device for use in a wide range of power applications.





Features

V_{DSS}	30	V
I_D	80	A
$R_{DS(ON)}(at V_{GS}=10V)$	3.4	$m\Omega$
$R_{DS(ON)}(at V_{GS}=4.5V)$	4.0	$m\Omega$

Application

- Battery protection
- Load switch
- Uninterruptible power supply



Package Marking and Ordering Information

Product ID	Pack	Marking	Qty(PCS)
MY80N03NE3	PDFN3*3-8	MY80N03NE3	5000

Absolute Maximum Ratings ($T_C=25^\circ\text{C}$ unless otherwise noted)

Symbol	Parameter	Rating	Units
V_{DS}	Drain-Source Voltage	30	V
V_{GS}	Gate-Source Voltage	± 20	V
$I_D@T_C=25^\circ\text{C}$	Continuous Drain Current, V_{GS} @ 10V ^{1,6}	80	A
$I_D@T_C=100^\circ\text{C}$	Continuous Drain Current, V_{GS} @ 10V ^{1,6}	50	A
I_{DM}	Pulsed Drain Current ²	160	A
EAS	Single Pulse Avalanche Energy ³	144.7	mJ
I_{AS}	Avalanche Current	53.8	A
$P_D@T_C=25^\circ\text{C}$	Total Power Dissipation ⁴	43.4	W
$P_D@T_A=25^\circ\text{C}$	Total Power Dissipation ⁴	1.67	W
T_{STG}	Storage Temperature Range	-55 to 150	$^\circ\text{C}$
T_J	Operating Junction Temperature Range	-55 to 150	$^\circ\text{C}$
$R_{\theta JA}$	Thermal Resistance Junction-Ambient ¹	75	$^\circ\text{C/W}$
$R_{\theta JA}$	Thermal Resistance Junction-Ambient ¹ ($t \leq 10s$)	30	$^\circ\text{C/W}$
$R_{\theta JC}$	Thermal Resistance Junction-Case ¹	2.88	$^\circ\text{C/W}$

Electrical Characteristics (T_J=25 °C, unless otherwise noted)

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
BV _{DSS}	Drain-Source Breakdown Voltage	V _{GS} =0V, I _D =250uA	30	---	---	V
ΔBV _{DSS} /ΔT _J	BV _{DSS} Temperature Coefficient	Reference to 25°C, I _D =1mA	---	0.0213	---	V/°C
R _{DS(ON)}	Static Drain-Source On-Resistance ²	V _{GS} =10V, I _D =30A	---	3.2	4.7	mΩ
		V _{GS} =4.5V, I _D =15A	---	4.0	6	
V _{GS(th)}	Gate Threshold Voltage	V _{GS} =V _{DS} , I _D =250uA	1.0	---	2.5	V
V _{GS(th)}	V _{GS(th)} Temperature Coefficient		---	-5.73	---	mV/°C
I _{DSS}	Drain-Source Leakage Current	V _{DS} =24V, V _{GS} =0V, T _J =25°C	---	---	1	uA
		V _{DS} =24V, V _{GS} =0V, T _J =55°C	---	---	5	
I _{GSS}	Gate-Source Leakage Current	V _{GS} =±20V, V _{DS} =0V	---	---	±100	nA
g _{fs}	Forward Transconductance	V _{DS} =5V, I _D =30A	---	26.5	---	S
R _g	Gate Resistance	V _{DS} =0V, V _{GS} =0V, f=1MHz	---	1.4	---	
Q _g	Total Gate Charge (4.5V)	V _{DS} =20V, V _{GS} =4.5V, I _D =12A	---	31.6	---	nC
Q _{gs}	Gate-Source Charge		---	6.07	---	
Q _{gd}	Gate-Drain Charge		---	13.8	---	
T _{d(on)}	Turn-On Delay Time	V _{DD} =15V, V _{GS} =10V, R _G =1.5 I _D =20A	---	11.2	---	ns
T _r	Rise Time		---	49	---	
T _{d(off)}	Turn-Off Delay Time		---	35	---	
T _f	Fall Time		---	7.8	---	
C _{iss}	Input Capacitance	V _{DS} =15V, V _{GS} =0V, f=1MHz	---	1260	---	pF
C _{oss}	Output Capacitance		---	139	---	
C _{riss}	Reverse Transfer Capacitance		---	98	---	
I _S	Continuous Source Current ^{1,5}	V _G =V _D =0V, Force Current	---	---	80	A
I _{SM}	Pulsed Source Current ^{2,5}		---	---	160	A
V _{SD}	Diode Forward Voltage ²	V _{GS} =0V, I _S =1A, T _J =25°C	---	---	1	V

Note :

- 1.The data tested by surface mounted on a 1 inch 2 FR-4 board with 20Z copper.
- 2.The data tested by pulsed , pulse width ≦ 300us , duty cycle ≦ 2%
- 3.The EAS data shows Max. rating . The test condition is V_{DD}=25V,V_{GS}=10V,L=0.1mH,I_{AS}=53.8A
- 4.The power dissipation is limited by 175°C junction temperature
- 5.The data is theoretically the same as I_D and I_{DM} , in real applications , should be limited by total power dissipation.
- 6.Package limitation current is 85A.

Typical Characteristics




Fig.1 Typical Output Characteristics




Fig.2 On-Resistance vs. G-S Voltage




Fig.3 Forward Characteristics of Reverse




Fig.4 Gate-Charge Characteristics




Fig.5 Normalized $V_{GS(th)}$ vs. T_J




Fig.6 Normalized $R_{DS(on)}$ vs. T_J




Fig.7 Capacitance




Fig.8 Safe Operating Area




Fig.9 Normalized Maximum Transient Thermal Impedance




Fig.10 Switching Time Waveform





Fig.11 Unclamped Inductive Switching Waveform

Package Mechanical Data-DFN3*3-8L-JQ Single



Symbol	Common		
	mm		
	Mim	Nom	Max
A	0.70	0.75	0.85
A1	/	/	0.05
b	0.20	0.30	0.40
c	0.10	0.152	0.25
D	3.15	3.30	3.45
D1	3.00	3.15	3.25
D2	2.29	2.45	2.65
E	3.15	3.30	3.45
E1	2.90	3.05	3.20
E2	1.54	1.74	1.94
E3	0.28	0.48	0.65
E4	0.37	0.57	0.77
E5	0.10	0.20	0.30
e	0.60	0.65	0.70
K	0.59	0.69	0.89
L	0.30	0.40	0.50
L1	0.06	0.125	0.20
t	0	0.075	0.13
Φ	10	12	14